Micron MT41J128M16JT-125:K SDRAM 2 GB Surface Mount, 96-Pin 16 bit FBGA
- RS Stock No.:
- 696-929
- Mfr. Part No.:
- MT41J128M16JT-125:K
- Manufacturer:
- Micron
N
Subtotal (1 unit)*
MYR10.82
FREE delivery for orders over RM 500.00
Temporarily out of stock
- 50 unit(s) shipping from 24 December 2026
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per Unit |
|---|---|
| 1 + | MYR10.82 |
*price indicative
- RS Stock No.:
- 696-929
- Mfr. Part No.:
- MT41J128M16JT-125:K
- Manufacturer:
- Micron
Specifications
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | Micron | |
| Product Type | SDRAM | |
| Memory Size | 2GB | |
| Organisation | 128M x 16 | |
| Data Bus Width | 16bit | |
| Maximum Clock Frequency | 800MHz | |
| Number of Bits per Word | 16 | |
| Mount Type | Surface Mount | |
| Package Type | FBGA | |
| Pin Count | 96 | |
| Minimum Operating Temperature | 0°C | |
| Maximum Operating Temperature | 95°C | |
| Height | 1.2mm | |
| Length | 14mm | |
| Width | 8mm | |
| Standards/Approvals | RoHS | |
| Series | MT41J | |
| Automotive Standard | No | |
| Maximum Supply Voltage | 1.575V | |
| Minimum Supply Voltage | 1.425V | |
| Select all | ||
|---|---|---|
Brand Micron | ||
Product Type SDRAM | ||
Memory Size 2GB | ||
Organisation 128M x 16 | ||
Data Bus Width 16bit | ||
Maximum Clock Frequency 800MHz | ||
Number of Bits per Word 16 | ||
Mount Type Surface Mount | ||
Package Type FBGA | ||
Pin Count 96 | ||
Minimum Operating Temperature 0°C | ||
Maximum Operating Temperature 95°C | ||
Height 1.2mm | ||
Length 14mm | ||
Width 8mm | ||
Standards/Approvals RoHS | ||
Series MT41J | ||
Automotive Standard No | ||
Maximum Supply Voltage 1.575V | ||
Minimum Supply Voltage 1.425V | ||
- COO (Country of Origin):
- TW
The Micron DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8n-prefetch architecture with an Interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8n-bit-wide, four-clock cycle data transfer at the internal DRAM core and eight corresponding n-bit-wide, one half-clock-cycle data transfers at the I/O pins.
Self refresh temperature
Automatic self refresh
Multipurpose register
RoHS compliant