ISSI IS42S32800J-7TLI SDRAM 8 MB Surface, 86-Pin 32 bit TSOP II
- RS Stock No.:
- 648-104
- Mfr. Part No.:
- IS42S32800J-7TLI
- Manufacturer:
- ISSI
N
Subtotal (1 unit)*
MYR22.30
FREE delivery for orders over RM 500.00
In Stock
- 108 unit(s) ready to ship from another location
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units | Per Unit |
|---|---|
| 1 + | MYR22.30 |
*price indicative
- RS Stock No.:
- 648-104
- Mfr. Part No.:
- IS42S32800J-7TLI
- Manufacturer:
- ISSI
Specifications
Technical data sheets
Legislation and Compliance
Product Details
Find similar products by selecting one or more attributes.
Select all | Attribute | Value |
|---|---|---|
| Brand | ISSI | |
| Product Type | SDRAM | |
| Memory Size | 8MB | |
| Organisation | 8M x 32 bit | |
| Data Bus Width | 32bit | |
| Maximum Clock Frequency | 143MHz | |
| Maximum Random Access Time | 7ns | |
| Mount Type | Surface | |
| Package Type | TSOP II | |
| Pin Count | 86 | |
| Minimum Operating Temperature | -40°C | |
| Maximum Operating Temperature | 85°C | |
| Standards/Approvals | RoHS | |
| Series | IS42S32800J | |
| Minimum Supply Voltage | 3.3V | |
| Maximum Supply Voltage | 3.6V | |
| Automotive Standard | No | |
| Supply Current | 140mA | |
| Select all | ||
|---|---|---|
Brand ISSI | ||
Product Type SDRAM | ||
Memory Size 8MB | ||
Organisation 8M x 32 bit | ||
Data Bus Width 32bit | ||
Maximum Clock Frequency 143MHz | ||
Maximum Random Access Time 7ns | ||
Mount Type Surface | ||
Package Type TSOP II | ||
Pin Count 86 | ||
Minimum Operating Temperature -40°C | ||
Maximum Operating Temperature 85°C | ||
Standards/Approvals RoHS | ||
Series IS42S32800J | ||
Minimum Supply Voltage 3.3V | ||
Maximum Supply Voltage 3.6V | ||
Automotive Standard No | ||
Supply Current 140mA | ||
- COO (Country of Origin):
- CN
The ISSI 256Mb SDRAM is a high-speed CMOS dynamic random-access memory designed for 3.3V Vdd and 3.3V Vddq systems, containing 268435456 bits. It is internally organized as a quad-bank DRAM with a synchronous interface, with each 67108864-bit bank arranged as 4096 rows by 512 columns by 32 bits. The device supports AUTO REFRESH mode and a power-saving power-down mode. All signals are registered on the positive edge of the clock signal CLK.
LVTTL Interface
Auto Refresh (CBR)
Self Refresh