DSPIC33EP512MC806-I/MR Microchip DSPIC, 16bit Digital Signal Processor 60MHz 536 kB Flash 64-Pin QFN

Bulk discount available

Subtotal (1 unit)*

MYR54.27

Add to Basket
Select or type quantity
In Stock
  • Plus 215 unit(s) shipping from 08 December 2025
Need more? Click ‘Check delivery dates’ to find extra stock and lead times.
Units
Per Unit
1 - 9MYR54.27
10 - 19MYR53.17
20 +MYR52.11

*price indicative

Packaging Options:
RS Stock No.:
177-1776
Mfr. Part No.:
DSPIC33EP512MC806-I/MR
Manufacturer:
Microchip
Find similar products by selecting one or more attributes.
Select all

Brand

Microchip

Maximum Frequency

60MHz

Series

DSPIC

Device Million Instructions per Second

70MIPS

Data Bus Width

16bit

RAM Size

52 kB

Instruction Set Architecture

C

Program Memory Size

536 kB

Program Memory Type

Flash

Numeric and Arithmetic Format

ALU

Mounting Type

Surface Mount

Package Type

QFN

Pin Count

64

Typical Operating Supply Voltage

3.6 V

Number of UART Channels

4

Minimum Operating Temperature

-40 °C

Number of CAN Channels

2

USB Channels

1

Number of SPI Channels

2

ADC Channels

24

ADC Resolution

10 bit, 12bit

ADCs

1 (24 x 10 bit), 1 (24 x 12 bit)

Length

9mm

Number of ADC Units

2

Dimensions

9 x 9 x 0.95mm

Width

9mm

Pulse Width Modulation

1 (16 Channel)

Maximum Operating Temperature

+85 °C

Number of PWM Units

1

Automotive Standard

AEC-Q100

Number of I2C Channels

2

Number of Timers

2

Timers

1 (4 x 32 bit), 1 (9 x 16 bit)

Height

0.95mm

Timer Resolution

16 bit, 32bit

PWM Channels

16

COO (Country of Origin):
TH
Microchip’s dsPIC33E family of digital signal controllers (DSCs) features a 70 MIPS dsPIC® DSC core with integrated DSP and enhanced on-chip peripherals. These DSCs enable the design of high-performance, precision motor control systems that are more energy efficient, quieter in operation, have a great range and extended life.

Operating Conditions:
3.0V to 3.6V, -40ºC to +85ºC, DC to 70 MIPS
3.0V to 3.6V, -40ºC to +125ºC, DC to 60 MIPS
dsPIC33E DSC Core:
Modified Harvard Architecture
C Compiler Optimized Instruction Set
16-bit Wide Data Path
24-bit Wide Instructions
16x16 Integer Multiply

For these non-cancellable (NC), and non-returnable (NR) products, Terms and Conditions apply.


Related links