Microchip SY89835UMG-TR PLL Clock Buffer 8-Pin MLF

  • RS Stock No. 911-2925
  • Mfr. Part No. SY89835UMG-TR
  • Manufacturer Microchip
Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

LVDS Line Drivers, Micrel

LVDS Communication

Low Voltage Differential Signaling, or LVDS, is an electrical signaling system that can run at very high speeds over cheap, twisted-pair copper cables.

Applications: Firewire, SATA, SCSI

Specifications
Attribute Value
Number of Elements per Chip 3
Maximum Supply Current 70 mA
Maximum Input Frequency 3GHz
Mounting Type Surface Mount
Package Type MLF
Pin Count 8
Dimensions 2 x 2 x 0.8mm
Length 2mm
Width 2mm
Height 0.8mm
Maximum Operating Supply Voltage 2.63 V
Maximum Operating Temperature +85 °C
Minimum Operating Supply Voltage 2.37 V
Minimum Operating Temperature -40 °C
250 In Global stock for delivery within 4 - 6 working days
Price Each (In a Pack of 2)
MYR 14.245
units
Per unit
Per Pack*
2 - 8
MYR14.245
MYR28.49
10 - 18
MYR13.535
MYR27.07
20 - 48
MYR12.86
MYR25.72
50 - 98
MYR10.845
MYR21.69
100 +
MYR10.10
MYR20.20
*price indicative
Packaging Options:
Related Products
Clock Buffers from Texas Instruments combine low additive ...
Description:
Clock Buffers from Texas Instruments combine low additive jitter and skew with highly flexible input/output formats which make it easy to distribute clock signals.
The Silicon Labs Si5334x family are LVDS Fanout ...
Description:
The Silicon Labs Si5334x family are LVDS Fanout Clock Buffers that offer low jitter characteristics of 50 fs and feature built in LDOs for high PSRR performance. Ultra-low additive jitter: 50 fs RMSBuilt-in LDOs for high PSRR performance and a ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...