Cypress Semiconductor CY23EP05SXC-1H PLL Clock Buffer 8-Pin SOIC

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The CY23EP05 is a 2.5 V or 3.3 V zero delay buffer designed to distribute low-jitter high-speed clocks and is available in a 8-pin SOIC package. It accepts one reference input, and drives out five low-skew clocks. The -1H version operates up to 220 (200) MHz frequencies at 3.3 V (2.5 V), and has a higher drive strength than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY23EP05 PLL enters a power-down mode when there are no rising edges on the REF input (< ∼2 MHz). In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25 μA of current draw. The CY23EP05 is available in different configurations. The CY23EP05-1 is the base part. The CY23EP05-1H is the high-drive version of the -1, and its rise and fall times are much faster than the -1. These parts are not intended for 5 V input-tolerant applications.

Specifications
Attribute Value
Number of Elements per Chip 1
Maximum Supply Current 30 mA, 45 mA
Maximum Input Frequency 220MHz
Mounting Type Surface Mount
Package Type SOIC
Pin Count 8
Dimensions 4.97 x 3.98 x 1.47mm
Length 4.97mm
Width 3.98mm
Height 1.47mm
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +70 °C
Maximum Output Frequency 220MHz
Minimum Operating Supply Voltage 3 V
Minimum Output Frequency 10MHz
Minimum Operating Temperature 0 °C
Temporarily out of stock - back order for despatch 10/02/2021, delivery within 4 working days from despatch date
Price Each (In a Tube of 97)
MYR 48.755
units
Per unit
Per Tube*
97 - 194
MYR48.755
MYR4,729.235
291 - 485
MYR44.423
MYR4,309.031
582 - 970
MYR41.571
MYR4,032.387
1067 +
MYR38.116
MYR3,697.252
*price indicative
Related Products
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...
The SY54020AR is a Fully differential, low voltage ...
Description:
The SY54020AR is a Fully differential, low voltage 1.2 V/1.8 V/ 2.5 V CML 1:4 Fanout Buffer with active-low Enable (/EN). The Enable is synchronous so that the outputs will only be enable/disabled when they are already in the LOW ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField ...
Description:
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField programmableTwo-wire I2C interfaceLow skew, low jitter, high accuracy outputs3.3 V operation with 2.5 V output option16-pin TSSOPInternal PLL to generate six outputs up to 200 MHz. Able to generate custom frequencies from ...