Cypress Semiconductor CY2309SXI-1 PLL Clock Buffer 16-Pin TSSOP

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
Product Details

The CY2309 is a low-cost 3.3 V zero delay buffer designed to distribute high speed clocks and is available in a 16-pin SOIC or TSSOP package. The CY2305 is an 8-pin version of the CY2309. It accepts one reference input, and drives out five low skew clocks. The -1H versions of each device operate at up to 100-/133 MHz frequencies, and have higher drive than the -1 devices. All parts have on-chip PLLs which lock to an input clock on the REF pin. The PLL feedback is on-chip and is obtained from the CLKOUT pad. The CY2309 has two banks of four outputs each, which can be controlled by the select inputs. If all output clocks are not required, Bank B can be three-stated. The select inputs also allow the input clock to be directly applied to the outputs for chip and system testing purposes. The CY2305 and CY2309 PLLs enter a power-down mode when there are no rising edges on the REF input. In this state, the outputs are three-stated and the PLL is turned off, resulting in less than 25.0 μA current draw for these parts.

Specifications
Attribute Value
Number of Elements per Chip 1
Maximum Supply Current 35 mA
Maximum Input Frequency 133MHz
Mounting Type Surface Mount
Package Type TSSOP
Pin Count 16
Dimensions 5.1 x 4.5 x 0.95mm
Length 5.1mm
Width 4.5mm
Height 0.95mm
Maximum Operating Supply Voltage 3.6 V
Maximum Operating Temperature +85 °C
Maximum Output Frequency 133.3MHz
Minimum Operating Supply Voltage 3 V
Minimum Output Frequency 10MHz
Minimum Operating Temperature -40 °C
27 In Global stock for delivery within 4 - 6 working days
Price Each
Was MYR111.08
MYR 83.36
units
Per unit
1 - 4
MYR83.36
5 - 9
MYR82.18
10 +
MYR77.54
Packaging Options:
Related Products
The PL133-37 is an advanced fanout buffer design ...
Description:
The PL133-37 is an advanced fanout buffer design for high performance, low-power, small form-factor applications. The PL133-37 accepts a LVCMOS or a Sine Wave reference clock input of 1MHz to 150MHz and produces three outputs of the same frequency. Reference ...
The PL123-02N is a low-cost general purpose 1-to-2 ...
Description:
The PL123-02N is a low-cost general purpose 1-to-2 LVCMOS fan-out buffer. An output enable (OE) pin is available to enable the outputs or disable them into an active low state. When the outputs are disabled, the IC consumes less than ...
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField ...
Description:
Integrated phase-locked loop (PLL)Commercial and industrial operationFlash programmableField programmableTwo-wire I2C interfaceLow skew, low jitter, high accuracy outputs3.3 V operation with 2.5 V output option16-pin TSSOPInternal PLL to generate six outputs up to 200 MHz. Able to generate custom frequencies from ...
10 MHz to 100/133 MHz operating range, compatible ...
Description:
10 MHz to 100/133 MHz operating range, compatible with CPU and PCI bus frequenciesZero input-output propagation delay60-ps typical cycle-to-cycle jitter (high drive)Multiple low skew outputs85 ps typical output-to-output skew One input drives five outputs (CY2305)One input drives nine outputs, grouped ...