Lattice FPGA iCE40HX4K-TQ144, iCE40 HX 3520 Cells, 80kbit, 440 Blocks, 144-Pin TQFP

Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): KR
Product Details

Field Programmable Gate Arrays, Lattice Semiconductor

An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block of RAM). The FPGA allows changes to be made to a design even after the device is soldered into a PCB.

Specifications
Attribute Value
Family Name ICE40 HX
Number of Logic Cells 3520
Number of Logic Units 440
Number of Registers 3520
Mounting Type Surface Mount
Package Type TQFP
Pin Count 144
Number of RAM Bits 80kbit
Dimensions 20 x 20 x 1.45mm
Height 1.45mm
Length 20mm
Maximum Operating Temperature +85 °C
Maximum Operating Supply Voltage 1.26 V
Width 20mm
Minimum Operating Supply Voltage 1.14 V
Minimum Operating Temperature -40 °C
60 In Global stock for delivery within 4 - 6 working days
Price Each (In a Tray of 60)
MYR 50.93
units
Per unit
Per Tray*
60 +
MYR50.93
MYR3,055.80
*price indicative
Related Products
An FPGA is a semiconductor device consisting of ...
Description:
An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block ...
Description:
The TAJ series from AVX offers a wide range of general purpose, SMT chip tantalum capacitors. These robust capacitors have a CV range 0.10-2200μF / 2.5-50V and are available in 17 different case sizes. AVX’s TAJ capacitors have a J-lead ...
An FPGA is a semiconductor device consisting of ...
Description:
An FPGA is a semiconductor device consisting of a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. The user determines these interconnections by programming SRAM. A CLB can be simple (AND, OR gates, etc) or complex (a block ...
These devices Provide bandwidth, cost, and power levels ...
Description:
These devices Provide bandwidth, cost, and power levels that are optimized for high-volume data and signal-processing applications.