Silicon Labs Si5380-EVB, Clock Multiplier/Jitter-Attenuator Evaluation Board for Si5380

  • RS Stock No. 880-7317
  • Mfr. Part No. Si5380-EVB
  • Manufacturer Silicon Labs
Technical data sheets
Legislation and Compliance
RoHS Certificate of Compliance
COO (Country of Origin): US
Product Details

Si5380 Wireless Jitter Attenuating Clock Multiplier Development Kit

The Si5380 is an Ultra Low Jitter, Any Frequency, 12-output JESD204B Clock Generator. It employs 4th generation DSPLL technology to enable clock generation for LTE/JESD204B applications, which require the highest level of jitter performance. The Evaluation Board has four independent input clocks and a total of 12 outputs. The Si5380-EVB can be easily controlled and configured using Silicon Labs’ Clock Builder Pro™ (CBPro™) software tool.

Specifications
Attribute Value
Clock/Timer Function Clock Multiplier/Jitter-Attenuator
Kit Classification Evaluation Board
Featured Device Si5380
Temporarily out of stock - back order for despatch when stock is available
Price Each
MYR 1,170.29
units
Per unit
1 +
MYR1,170.29
Related Products
The NB4N855SMEVB has been developed as a convenience ...
Description:
The NB4N855SMEVB has been developed as a convenience for the customers interested in performing their own device engineering assessment. This evaluation board provides a high bandwidth 50 ohm controlled impedance environment. The NB4N855SMEVB Manual contains appropriate lab setup, assembly instructions ...
The NB6L14M is a 3.0GHz differential 1:4 CML ...
Description:
The NB6L14M is a 3.0GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as ...
The NB6L14 is a 3.0 GHz differential 1:4 ...
Description:
The NB6L14 is a 3.0 GHz differential 1:4 LVPECL fanout buffer. The differential inputs incorporate internal 50-ohm termination resistors that are accessed through the VT pin. This feature allows the NB6L14 to accept various logic standards, such as LVPECL, LVCMOS, ...
The NB6L72 is a high-bandwidth fully differential 2 ...
Description:
The NB6L72 is a high-bandwidth fully differential 2 x 2 clock or data Crosspoint Switch with internal source termination and LVPECL output structure, optimized for low skew and minimal jitter. The differential inputs incorporate internal 50-ohm termination resistors and will ...